Experiments to simulate multiple cache hierarchies, L1/L2 set-associativities, block sizes using DineroIV, and measure impact on Cycles Per Instruction (CPI) and Average Memory Access Time (AMAT).
Multiprocessor Simulator with two levels of Cache hierarchy.
A high-performance MIPS processor simulator written in Rust, featuring both functional and advanced timing simulations. Explore pipelined execution, Tomasulo's algorithm for out-of-order execution, multi-level cache hierarchies, and sophisticated branch prediction. Ideal for computer architecture education, research, and CPU design.
Add a description, image, and links to the cache-hierarchy topic page so that developers can more easily learn about it.
To associate your repository with the cache-hierarchy topic, visit your repo's landing page and select "manage topics."